

More Instructions & Instruction Encoding

In this lecture, you will learn:

- 1 - unsigned arithmetic: `mulu`, `divu`, `movui`, etc.
- 2 - unsigned branches: `bltu`, etc.
- 3 - comparison instructions: `cmplt`, `cmpltu`, `cmpltui`, etc.
- 4 - jump instructions
- 5 - program counter
- 6 - instruction encoding for R-type, I-type, J-type

Unsigned Arithmetic and Branches

`add`, `sub` use exact same instruction for signed and unsigned ALU logic gates

but some operations need different logic gates

<code>mul</code>	<code>rc, rA, rB</code>	←	<code>rA, rB, rC</code> all signed
<code>mulu</code>	<code>rc, rA, rB</code>	←	<code>rA, rB, rC</code> all unsigned
<code>divu</code>	<code>rc, rA, rB</code>	←	

Also: `movui`
eg:
`movi r3, 0xffff`
`movui r3, 0xffff`
these are different!

<code>blt</code>	<code>rA, rB, label</code>	←	<code>rA, rB</code> signed
<code>bltu</code>	<code>rA, rB, label</code>	←	<code>rA, rB</code> unsigned

example: suppose `rA = -1 = 0xffff ffff`
`rB = +1 = 0x0000 0001`

`rA < rB` signed
`rA > rB` unsigned

Also: `bgtu`
`bgeu`
`bleu`


∴ need to carefully choose `blt` or `bltu`

WARNING: addresses are always unsigned

example

<code>movia</code>	<code>r4, TABLE1</code>
<code>movia</code>	<code>r5, TABLE2</code>
<code>bltu</code>	<code>r4, r5, table2isAfterTable1</code>

Jump Instructions



br and jmp are almost identical

except how far they can go

and br can always go ± 8191 instructions

jmp can go anywhere within 256MB window

→ windows are fixed, do not overlap

→ you cannot jmp between windows

jmp has no restrictions, but uses a register

```
movia r2, here
jmp r2
```

Program Counter or PC

- special register in CPU
- holds address of the currently executing instruction
- automatically increases by 4 to execute next instruction
- to get the value of PC: "nextpc rC" puts PC+4 into rC (R-type)


example:

```
nextpc r6
loop: subi r2, r2, 1
      beq r2, r0, done
      jmp r6
done: _____
```

- to change PC, use: any branch, jmp, jmpz, call, or ret instruction

Instruction Encoding

Three types:



fields: RA, RB, RC 5 bit register number 0-31
 IMM16 16 bit constant, usually signed
 IMM26 26 bit constant, unsigned

R-type: add RC, RA, RB ← jmp, nextpc, ret are all R-type

I-type: addi RB, RA, IMM16
 ldw RB, IMM16(RA)
 stw RB, IMM16(RA)

 beq RA, RB, label ~> IMM16 ~> ± offset


J-type: call label ~> IMM26 } changes only 26 middle bits of PC!
 jmp label ~> IMM26 }
 - lowest 2 bits always %00
 - highest 4 bits are unchanged

Examples of OP, OPX (OP ≡ operation code)

Instruction	OP (6 bits)	OPX (11 bits)
rori	all	0x002
ret	R-type	0x005
and	use	0x00e
mul		0x027
add	0x3A	0x031
sub		0x039
call	0x00	—
jmp	0x01	—
br	0x06	—
andi	0x0c	—
stw	0x15	—
ldw	0x17	—
bne	0x1e	—

- How is IMM16 computed for branch instructions (I-type)?
 IMM16 is an offset relative to the instruction immediately after the branch

example





$$\text{there} = \text{here} + 4 + \text{IMM16}$$

$$\text{IMM16} = \underbrace{\text{there} - (\text{here} + 4)}_{\text{offset (difference) is signed!}}$$

if too far assembler reports error

- Assembler computes IMM16 from label automatically!
- How is IMM26 computed for J-type instructions?



always 0 - instruction addresses are always a multiple of 4

f must have same 4 MSB as here if not, assembler reports error